A NOVEL VLSI ARCHITECTURE FOR TURBO DECODERS