

PROTECTING DSP CIRCUITS THROUGH OBFUSCATION VIA HIGH-LEVEL TRANSFORMATIONS

P.BujjiBabu¹, S.Pragathi²

¹Asst. Professor, ECE Department, ²PG scholar in VLSI Design,

Abstract: *Obfuscation is a technique that makes comprehending a design difficult and hides the secrets in the design. Obfuscation is called best-possible if the obfuscated design leaks no more information than any other design of the same function. In this paper, we prove that any best-possible obfuscation of a sequential circuit can be accomplished by a sequence of four operations: retiming, resynthesis, sweep, and conditional stuttering. Based on this fundamental result, we also develop a key-based obfuscation scheme to protect design Intellectual Properties (IPs) against piracy. The novel obfuscation method embeds a secret key in the powerup state of IC, which is only known by the IP rights owner. Without the key, the IC still functions but its efficiency will be much degraded. Unlike existing IC metering techniques, the secret key in our approach is implicit thus it can also be used as a hidden watermark. Potential attacks and the countermeasures are thoroughly examined, and experimental results demonstrate the effectiveness of the method.*

Index Terms: *Digital signal processing (DSP), functional obfuscation, hardware security, high-level transformations, intellectual property (IP) protection, obfuscation, reconfigurable design, and structural obfuscation.*

I. INTRODUCTION

The business model of semiconductor industry has changed significantly in last decade. With increasing complexity and cost of modern ICs, a design house has to seek the aid from various external agencies, such as EDA companies, IP vendors, library providers, and fabrication foundries. The active participation of external entities in the design and manufacturing flow has produced numerous hardware security issues. Among all the hardware security problems, piracy is likely to be the most ubiquitous and expensive one. Most leading edge design houses have outsourced their fabrication to the offshore foundries for the sake of lower labor and manufacturing cost. However, many offshore foundries are hard to be trusted since they are in country without consummate enforcement law for IP protection. A variety of techniques has been proposed for fighting against hardware piracy. There are two main classes of approaches. One approach is hardware metering, which enables design houses to have post-fabrication control on the produced ICs. By metering, the designer can count the number of fabricated ICs, monitor their usage, and even remotely lock/unlock the ICs. Hardware watermarking, as another popular approach to IP protection, is inspired by the traditional digital watermarking technique. It inserts certain identity information into behavioral specification or sequential structure of the design. Watermarking is more

passive compared with metering. But since watermarking has a unified signature for all ICs and does not involve any designer-manufacturer interaction, it will usually be less expensive. Physical circuits may (and usually do) perform not exactly according to the design because of several reasons such as tolerance of circuit elements, environmental effects (temperature, humidity etc.) and aging. The design process should include an analysis of the effects of the parameter variation on the overall circuit response. The transient sensitivity of nonlinear circuits is a challenging problem as it may require substantial amount of storage and CPU time also on modern computers. The adjoint based approach is a classical method for sensitivity analysis of linear and nonlinear circuits; as known two system analyses are sufficient to obtain the sensitivities of the response of a circuit regardless the number of design parameters. The problem of hardware security is a serious concern that has led to a lot of work on hardware prevention of piracy and intellectual property (IP), which can be broadly classified into two main categories: 1) authentication-based approach and 2) obfuscation-based approach. The authentication based approaches include physical unclonable functions (PUFs)-based authentication, digital water marking, key-locking scheme, and hardware metering. The focus of this paper is on obfuscation, which is a technique that transforms an application or a design into one that is functionally equivalent to the original but is significantly more difficult to reverse engineer. Some hardware protection methods are achieved by altering the human readability of the hardware description language (HDL) code, or by encrypting the source code based on cryptographic techniques. Recently, a number of hardware obfuscation schemes have been proposed that modify the finite-state machine (FSM) representations to obfuscate the circuits. The key contribution of this paper is a novel approach to design obfuscated DSP circuits by high-level transformations during the design stage. The DSP circuits are obfuscated by introducing an FSM whose state is controlled by a key. The FSM enables a reconfigurator that configures the functionality mode of the DSP circuit. High-level transformations lead to many equivalent circuits and all these create ambiguity in the structural level. High-level transformations also allow design of circuits using same datapath but different control circuits. Different variation modes can be inserted into the DSP circuits for obfuscation. While some modes generate outputs that are functionally incorrect, these may represent correct outputs under different situations, since the output is meaningful from a signal processing point of view. Other modes would lead to non-meaningful outputs. The initialization key and the

configure data must be known for the circuit to work properly. Consequently, the proposed design methodology leads to a DSP circuit that is both structurally and functionally obfuscated.

II. RELATED WORK

Most popular traditional approaches include: (a) FSM watermarking based on Unused Transitions: the authors in [18] introduced the first IP protection using FSM watermarking. The algorithm is based on extracting the unused transitions in a state transition graph (STG) of the behavioral model. In their solution, extra transitions are added to satisfy the design goals. (b) FSM watermarking by Property Implanting: the author in [13] tried to manipulate the STG of the finite state machine to implant the watermark as a property. The property was topological in nature and was defined in terms of visited states ($s \rightarrow s \rightarrow \dots \rightarrow s$). In order to define the topological property, the author added extra states and state transitions in a systematic way to satisfy a specific topological requirement. (c) FSM watermarking by Integration of Two Distinct FSMs: the authors in [6] designed a completely new FSM as a watermark and then the watermark FSM was combined with the original FSM to create an integrated composite FSM. Constructing a new watermark FSM was done by adding new states and transitions. More recently, a FSM watermarking scheme by making the authorship information a non-redundant property of the FSM was proposed in [3]. In this work, the watermark bits were added into the outputs of the existing and free transitions of STG. Another method was proposed in [11]. In this work, a set of edges were added as a dummy entity. This was done by assigning state encoding values. The new edges created by this method were paired with an unused state input combination, and the output was specified as a don't-care condition. Despite these popular methods which can be effective in protecting IPs of FSMs as demonstrated in these works, these approaches are fundamentally based on expanding the original FSM to an enlarged FSM with new states and/or state transitions.

III. EXISTING METHOD

As this paper is the first attempt to develop a methodology to obfuscate DSP circuits by utilizing high-level transformations, it is hard to compare with other existing obfuscation methods which are general to a wide variety of designs. Therefore, we have introduced two metrics to analyze the security. Most of the hardware obfuscation techniques in this paper can also be applied to DSP circuits. However, the use of high-level transformations from a security perspective has not been incorporated into any of these prior hardware obfuscation techniques. In addition, other circuit locking techniques only achieve protection at one-level (i.e., encrypt the normal functionality by a key), while our proposed methodology provides a two-level protection (i.e., structural obfuscation and functional obfuscation). The main advantage of the proposed methodology is the generation of meaningful variation modes from a signal processing point of view, since the meaningful modes create ambiguity to the adversary such

that it is hard for the adversary to distinguish the desired functionality from other variation modes. Other existing methods, such as [6], [7], are not specific to DSP circuits, which would not be able to ensure meaningful variation modes from a signal processing point of view. In addition, meaningful variation modes enable our proposed design methodology to be adaptable to reconfigurable applications. Finally, when considering the metrics of the design performance, our proposed methodology is also superior. While our proposed approach only alters the logic of switches, most of the existing methods are based on explicit FSM modifications (e.g., the technique proposed in [13]), which are not scalable since the construction of the FSM is not practical for even moderate-sized circuits, not to mention that the number of added obfuscation states can be relatively large as compared with the original FSM. In our proposed methodology, area consumption is slightly increased due to the increased cost of the control logic for the obfuscated switches.

IV. HIDING FUNCTIONALITY BY HIGH-LEVEL TRANSFORMATIONS

High-level transformations have been known for a long time and have been used in a wide range of applications, such as pipelining, interleaving, folding, unfolding, and look-ahead transformations (e.g., quantizer loops, multiplexer loops, relaxed look-ahead, annihilation reordering look-ahead), and have been used in synthesis of DSP systems. These techniques can be applied at the algorithm or the architecture level to achieve a tradeoff among different metrics of performance, such as area, speed, and power [25]. However, the use of high-level transformations from a security perspective has not been studied before. High-level transformations alter the structure of a DSP circuit, while maintaining the original functionality. These transformations may lead to architectures whose functionalities are not obvious. Take an extreme case, for example, many filters can be folded into one multiply-accumulator (MAC), but their functionalities are not the same. In other words, one MAC with proper switches can implement many different digital filters. Therefore, we can conclude that high-level transformations naturally provide a means to obfuscate DSP circuits both structurally and functionally. Structural obfuscation and functional obfuscation are defined as follows.

1) Structural Obfuscation: Any algorithm can be implemented by a family of architectures by using high-level transformations. These architectures enable structural obfuscation where the functionalities of the algorithms can be hidden. This can be considered as a passive model from attacker's perspective.

2) Functional Obfuscation: This is realized by encrypting the normal functionality of a DSP circuit with one or more sets of keys. The DSP circuit cannot function correctly without the keys. This corresponds to an active model from attacker's perspective.




Fig. 1. Third-order IIR filter

Folding is such an example of high-level transformation, which could be utilized to achieve design obfuscation. The folding transformation generates folded variants based on the folding set, which is the reverse of the unfolding transformation [18]. The choice of folding set is critical to the performance of the folded structure, since an appropriate choice of folding order can lead to an architecture with lower area and power. Folding sets can be designed intuitively to meet the performance requirements or can be obtained from a high-level synthesis system. The details and other examples (e.g., interleaving) of how to hide the functionalities of DSP circuits by high-level transformations are described. We can observe that: 1) circuits with different functionalities can have a similar structure, and circuits with the same functionality may have very different structures; 2) structural obfuscation can be achieved by high-level transformations; and 3) if the switch instances are invisible to the adversary, then the DSP systems will be harder to reverse engineer, since the functionality of a DSP circuit is not obvious due to obfuscation achieved by high-level transformations. As a result, the adversary who only has knowledge of the structural information but lacks knowledge of the switch instances cannot easily discover the functionality of a DSP circuit. As an example, we consider a third-order IIR digital filter given by transfer function $H(z) = (1 + m_2z^{-1} + m_3z^{-2}) / (1 - m_0z^{-2} - m_1z^{-3})$, as shown in Fig. 1. The coefficients m_i correspond to the multiplication M_i . We assume the availability of one 1-stage pipelined adder and one 3-stage pipelined multiplier. The filter is folded with folding factor $N = 4$ using the following folding sets:

$$M = \{M_0, M_1, M_2, M_3\}$$

$$A = \{A_0, A_1, A_2, A_3\}.$$

Folding sets represent the order of operations executed by the same hardware. For a folded system to be realizable, the folding equations, $DF(U \rightarrow e V) = Nw(e) - PU + v - u$, must be greater or equal to 0 for all the edges in the diagram, where N is the folding factor, $w(e)$ is the number of delays from U to V , PU represents the pipelining level of hardware functional unit for operation type U , and u and v represent the folding orders of U and V , respectively. Retiming and pipelining can be used to satisfy this property (or it can be determined that the folding sets are not feasible), as a preprocessing step prior to folding. The folded architecture is shown in Fig. 2. Fig. 3 presents the structure

that the switch instances are designed to be invisible. Null operations are incorporated into the switches.




Fig. 2. Folded structure of the third-order IIR filter in Fig. 1. The switch instance i corresponds to clock cycle $4l + i$.




Fig. 3. Folded structure of the third-order IIR filter with invisible switches.




Fig. 4. Another third-order IIR filter

We consider the implementation of another third-order IIR filter given by transfer function $H(z) = (1 + m_2z^{-1} + m_3z^{-2}) / (1 - m_1z^{-3})$ as shown in Fig. 4. In order to achieve obfuscation, architecture can be designed to be configurable as a third-order IIR filter shown in either Fig. 1 or 4. These two modes are considered as meaningful modes. In fact, a folded architecture of Fig. 4 using the following folding sets can be obtained by assigning different switch instances to the structure in Fig. 3, which is shown in Fig. 5.

$$M = \{\emptyset, M_1, M_2, M_3\}$$

$$A = \{\emptyset, A_1, A_2, A_3\}.$$

The folding factor is 4, while there are only three multipliers and three adders in the DSP circuit. Therefore, if we consider the functionality of Fig. 4 as the desired mode,

one computation cycle is wasted every four cycles. The latency will also be increased. Note that we could use clock gating techniques to reduce the power for the null operation cycles. However, we can extend the periodicity of the switches to overcome the hardware underutilization. For instance, we can fold the third-order IIR filter in Fig. 4 by folding factor 3 with the folding sets

$$M = \{M3, M1, M2\}$$

$$A = \{A2, A1, A3\}.$$




Fig. 5. Folded structure of the third-order IIR filter in Fig. 4. The switch instance i corresponds to clock cycle $4l + i$.




Fig. 6. Another folded structure of the third-order IIR filter in Fig. 4. The switch instance i corresponds to clock cycle $3l + i$.




Fig. 7. Obfuscated structure, which can be configurable as a third-order IIR filter shown in either Fig. 1 or 4.

The folded structure is shown in Fig. 6. We can accommodate the two meaningful modes with no increase in latency for the second mode by extending the periodicity of the switches to the least common multiple of the folding factors of the two modes [i.e., $\text{lcm}(3, 4) = 12$]. Similar extensions of switch periods have been considered in design of digit-serial DSP architectures [28]. For example, switch instance $4l + i$ can be rewritten as $12l + i$, $12l + 4 + i$, and $12l + 8 + i$, for l ranging from 0 to 3, in Fig. 2; while switch

instance $3l + i$ can be rewritten as $12l + i$, $12l + 3 + i$, $12l + 6 + i$, and $12l + 9 + i$, for i ranging from 0 to 2, in Fig. 6. As a result, for each meaningful mode as the desired mode, the latency remains the same as the original folded structure. This is achieved by increasing the complexity of the switch and the expense of hardware overhead associated with this step. The final obfuscated architecture for these two meaningful modes is shown in Fig. 7. The switch instances are obfuscated and the two correct configurations of the switches correspond to two meaningful modes.

V. CONCLUSION

This paper presents a novel low-overhead solution to design DSP circuits that are obfuscated both structurally and functionally by utilizing high-level transformation techniques. It is shown that verifying the equivalence of DSP circuits by employing high-level transformations will be harder if some switches can be designed in such a way that are difficult to trace. A secure reconfigurable switch design is incorporated into the proposed design scheme to improve the security. A complete design flow is presented. In the proposed obfuscation methodology, the variation modes and the additional obfuscating circuits could also be designed systematically based on the high-level transformations. Compared with other existing obfuscation methods, another advantage of the proposed methodology is the generation of meaningful variation modes from a signal processing point of view, since the meaningful modes create ambiguity to the adversary such that it is hard for the adversary to distinguish the correct functionality from other variation modes. Experimental results have demonstrated the effectiveness of the proposed methodology. This paper, for the first time, considers the security perspective of high-level transformations. Future work will explore the algorithmic aspect of different high-level transformations for design obfuscation. Ongoing work includes the validation of the security performances of meaningful modes and non-meaningful modes. We are also interested in addressing the attack methods of DSP circuits. We intend to exploit the security perspective of the proposed methodology by performing various attacks to the obfuscated DSP circuits. Future work will be directed toward developing a complete design flow which can generate the target structure and obfuscation variation modes automatically based on the specific application performance requirement. The ultimate goal is to develop an electronic design automation synthesis tool which can incorporate large number of design obfuscation algorithms based on high-level transformations for DSP system design.

Future Work

The approach presented in this paper will prevent piracy from overproduction and mask theft, because the manufacturer would not have access to either the initialization key or the configure data. These keys could be programmed by another honest vendor after the chips have been fabricated or provided to the customers by the designer. Therefore, overproduced chips without the correct keys cannot function properly.

REFERENCES

- [1]. J. Guajardo, S. S. Kumar, G.-J. Schrijen, and P. Tuyls, "Brand and IP protection with physical unclonable functions," in *Proc. IEEE Int. Symp. Circuits Syst.*, May 2008, pp. 3186–3189.
- [2]. G. E. Suh and S. Devadas, "Physical unclonable functions for device authentication and secret key generation," in *Proc. 44th Annu. Design Autom. Conf.*, Jun. 2007, pp. 9–14.
- [3]. A. L. Oliveira, "Techniques for the creation of digital watermarks in sequential circuit designs," *IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.*, vol. 20, no. 9, pp. 1101–1117, Sep. 2001.
- [4]. D. Kirovski, Y.-Y. Hwang, M. Potkonjak, and J. Cong, "Intellectual property protection by watermarking combinational logic synthesis solutions," in *Proc. Int. Conf. Comput.-Aided Design*, Nov. 1998, pp. 194–198.
- [5]. A. B. Kahng *et al.*, "Watermarking techniques for intellectual property protection," in *Proc. 35th Annu. Design Autom. Conf.*, Jun. 1998, pp. 776–781.
- [6]. F. Koushanfar and Y. Alkabani, "Provably secure obfuscation of diverse watermarks for sequential circuits," in *Proc. Int. Symp. Hardw.-Oriented Security Trust*, Jun. 2010, pp. 42–47.
- [7]. J. A. Roy, F. Koushanfar, and I. L. Markov, "EPIC: Ending piracy of integrated circuits," in *Proc. Conf. Design, Autom. Test Eur.*, Mar. 2008, pp. 1069–1074.
- [8]. W. P. Griffin, A. Raghunathan, and K. Roy, "CLIP: Circuit level IC protection through direct injection of process variations," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 20, no. 5, pp. 791–803, May 2012.
- [9]. Y. M. Alkabani and F. Koushanfar, "Active hardware metering for intellectual property protection and security," in *Proc. USENIX Security Symp.*, Aug. 2007, pp. 291–306.
- [10]. T. Batra. (2005). *Methodology for Protection and Licensing of HDL IP* [Online]. Available: <http://www.design-reuse.com/articles/12745>
- [11]. R. S. Chakraborty and S. Bhunia, "Hardware protection and authentication through netlist level obfuscation," in *Proc. Int. Conf. Comput.-Aided Design*, Nov. 2008, pp. 674–677.
- [12]. R. S. Chakraborty and S. Bhunia, "RTL hardware IP protection using key-based control and data flow obfuscation," in *Proc. 23rd Int. Conf. VLSI Design*, Jan. 2010, pp. 405–410.
- [13]. R. S. Chakraborty and S. Bhunia, "HARPOON: An obfuscation based SoC design methodology for hardware protection," *IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.*, vol. 28, no. 10, pp. 1493–1502, Oct. 2009.
- [14]. Y. Lao and K. K. Parhi, "Protecting DSP circuits through obfuscation," in *Proc. IEEE Int. Symp. Circuits Syst.*, Jun. 2014.
- [15]. [15] K. K. Parhi, "Algorithm transformation techniques for concurrent processors," *Proc. IEEE*, vol. 77, no. 12, pp. 1879–1895, Dec. 1989.
- [16]. K. K. Parhi and D. G. Messerschmitt, "Pipeline interleaving and parallelism in recursive digital filters. I. Pipelining using scattered look-ahead and decomposition," *IEEE Trans. Acoust., Speech, Signal Process.*, vol. 37, no. 7, pp. 1099–1117, Jul. 1989.
- [17]. K. K. Parhi, C. Y. Wang, and A. P. Brown, "Synthesis of control circuits in folded pipelined DSP architectures," *IEEE J. Solid-State Circuits*, vol. 27, no. 1, pp. 29–43, Jan. 1992.
- [18]. K. K. Parhi and D. G. Messerschmitt, "Static rate-optimal scheduling of iterative data-flow programs via optimum unfolding," *IEEE Trans. Comput.*, vol. 40, no. 2, pp. 178–195, Feb. 1991.
- [19]. K. K. Parhi, "Pipelining in algorithms with quantizer loops," *IEEE Trans. Circuits Syst.*, vol. 38, no. 7, pp. 745–754, Jul. 1991.
- [20]. K. K. Parhi, "Low-energy CSMT carry generators and binary adders," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 7, no. 4, pp. 450–462, Dec. 1999.
- [21]. K. K. Parhi, "Design of multigigabit multiplexer-loop-based decision feedback equalizers," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 13, no. 4, pp. 489–493, Apr. 2005.