IMPLEMENTATION OF TRIPLE HILL CIPHER ALGORITHM ON RECONFIGURABLE LOGIC

Jayendra Kushwah1, Nitesh Dodkey2, Niraj Umale3
Dept. of Electronics and Communication Engineering, Surabhi group of institution, India

Abstract: These days security becomes an important feature with the growth of e-communication. Electronic cryptographic techniques have evolved and these days many cryptographic algorithms can be implemented on reconfigurable logic like FPGAs. In this work the triple hill cipher algorithm is implemented, the plain text of 128 bits is encrypted using 256 bits key, the cipher text produced is of 128 bits. Two designs are proposed in this work, first the high speed combinational design and second the low area sequential design. The target device used to implement the design is Virtex 4. 40% decrease in resource used is observed in design 2 sequential design as compared to base paper design [14].

Keywords: FPGA, Triple Hill Cipher, Encryption, Cryptography

I. INTRODUCTION
Cryptography is one of the methods used to protect data from unauthorized access and being stolen [1]. Cryptography is the science and study of secret writing. A cipher is a secret method of writing, whereby plaintext is transformed into cipher text. The process of transforming plaintext into cipher text is called encryption. The reverse process of transforming cipher text into plaintext is called decryption. Both encryption and decryption are controlled by a cryptographic key or keys [2][3]. There are two types of cryptosystem, which are symmetric cryptosystem and asymmetric cryptosystem. In Symmetric cryptosystem, the sender and recipient share the same key. It means the same key is used for encryption and decryption. In Asymmetric cryptosystem, different keys are used. A public key is used by sender to encrypt the message while the recipient used a private key to decrypt it [1][2]. In this paper we focus on hill cipher which is a type of symmetric cryptosystem. The hill cipher was first described in 1929 by its inventor, the mathematician Lester S. Hill, in the journal of the American mathematical monthly (Eisenberg, 1998) [1][3][4]. The hill cipher is a classical symmetric cipher based on matrix transformation. It has several advantages including its resistance to frequency analysis and simplicity due to the fact that it uses matrix multiplication and inversion for encryption and decryption. However, it succumbs to the known plaintext attack [5] and as such there have been efforts to strengthen the cipher through the use of various techniques which have improved the security of the cipher quite significantly [6][7][8]. In this paper we present a proposed triple hill cipher algorithm which consists of three stages of hill cipher, each stage is considered a block cipher with a block length of 128 bits and key length of 256 bits. The message to be encrypted is processed by this block cipher in three stages to increase the security. The keys are taken from random number generator each stage consists of eight rounds with different eight keys, in each round three operations are implemented: key and plaintext matrix multiplication, stir operation and XOR operation.

II. TRIPLE HILL CIPHER
Figure 1 shows the high level block diagram of Triple hill cipher algorithm. The 256 bits key is generated using a random number generator is used to encrypt the input plain text in stage 1 of the operation to produce cipher text 1. The input key is rotated and rotated key is used to encrypt the cipher text 1 which produces cipher text 2. The key is rotated again to produce the third key which is used to encrypt cipher text 2 to produce the final cipher text. The three stages shown in figure are identical.

Figure 1: High level block diagram of triple Hill cipher algorithm

Figure 2 shows the diagram of single stage of triple hill cipher algorithm. A total of 8 identical round operations are performed on the plain text to generate the cipher text of that stage, in each round a 128 bit key is required. A key generation module call the sub key generation is used to generate eight internal key using the 256 bit input key. The eight keys are 128 bits long; these sub keys are generated by jumbling the 256 bit input key. The keys are generated using the following equations:

\[
k_1 = \text{key(255 downto 224)} \& \text{key(191 downto 160)} \& \text{key(127 downto 96)} \& \text{key(63 downto 32)};
k_2 = \text{key(223 downto 192)} \& \text{key(159 downto 128)} \& \text{key(95 downto 64)} \& \text{key(31 downto 0)};
k_3 = \text{key(255 downto 160)} \& \text{key(31 downto 0)};
k_4 = \text{key(127 downto 32)} \& \text{key(159 downto 128)};
k_5 = \text{key(223 downto 96)};
k_6 = \text{key(95 downto 0)} \& \text{key(255 downto 224)};
k_7 = \text{key(31 downto 0)} \& \text{key(255 downto 160)};
k_8 = \text{key(159 downto 32)};
\]
The second operation the encryption is low

\[ r_0 \ r_1 \ r_2 \ r_3 \]
\[ r_4 \ r_5 \ r_6 \ r_7 \]
\[ r_8 \ r_9 \ r_{10} \ r_{11} \]
\[ r_{12} \ r_{13} \ r_{14} \ r_{15} \]

The 128 bits key is divided into sixteen parts, each of eight bits represented as k0, k1, ……… k15. The 128 bits plain text is also divided into sixteen parts each of eight bits represented as d0, d1, ……… d15. The process used for matrix multiplication is Galois multiplication i.e. the multiplication operation is performed by AND gates to implement ANDing operation and the addition operation is performed by XOR operation. The result is obtained in r matrix, which is of 128 bits divided into sixteen parts of eight bits each.

\[
\begin{bmatrix}
k_0 & k_1 & k_2 & k_3 \\
k_4 & k_5 & k_6 & k_7 \\
k_8 & k_9 & k_{10} & k_{11} \\
k_{12} & k_{13} & k_{14} & k_{15}
\end{bmatrix}
\begin{bmatrix}
d_0 & d_1 & d_2 & d_3 \\
d_4 & d_5 & d_6 & d_7 \\
d_8 & d_9 & d_{10} & d_{11} \\
d_{12} & d_{13} & d_{14} & d_{15}
\end{bmatrix}
= 
\begin{bmatrix}
r_0 & r_1 & r_2 & r_3 \\
r_4 & r_5 & r_6 & r_7 \\
r_8 & r_9 & r_{10} & r_{11} \\
r_{12} & r_{13} & r_{14} & r_{15}
\end{bmatrix}
\]

Figure 4: Matrix Multiplication operation of triple Hill cipher algorithm

Figure 5 shows the Stir operation. Matrix A of figure 5 is he input matrix which jumbled to produce the matrix B. The process is as follows:

- The 1st and 2nd bits from each byte in a row of A are combined to form the first byte of B in that row
- The 3rd and 4th bits from each byte in a row of A are combined to form next byte of B in that row
- The 5th and 6th bits from each byte in a row of A are combined to form next byte of B in that row
- The 7th and 8th bits from each byte in a row of A are combined to form the last byte of B in that row

This stir operation is reversible, i.e. Stir(Stir(A))=A

Figure 6 shows the XOR operation, in this operation bitwise XORing is used, output from the Stir operation is xored with the 128 bits cipher key, the cipher key used in matrix multiplication is reused here.

Figure 7 shows the combinational implementation of the triple hill cipher algorithm. The three stages are implemented independently and connected directly in combinational fashion. The advantage of this design architecture is low latency and delay, but it requires huge area i.e. large FPGA resources.

III. COMBINATIONAL ARCHITECTURE

Figure 7 shows the combinational implementation of the triple hill cipher algorithm. The three stages are implemented independently and connected directly in combinational fashion. The advantage of this design architecture is low latency and delay, but it requires huge area i.e. large FPGA resources.
IV. SEQUENTIAL ARCHITECTURE

Figure 8 shows the sequential architecture of the triple Hill cipher algorithm. In this design two multiplexers are used, the left multiplexer is used to assign the plain text and the right multiplexer is used to assign the 255 bits key. In the first state of operation the input data 128 bits long is assigned to the single stage along with the 256 bits of key, using the state machine controller. The output of this operation is cipher text 1, which is stored in local register. In the second state of operation the cipher text 1 is assigned again to the single stage along with the rotated cipher key and the output generated is called cipher text 2, which is stored in the local register. In the third state of operation the cipher text 2 is assigned to the single stage along with the rotated key to produce the final cipher text. In sequential design only one stage is used to implement the complete triple hill cipher algorithm. The main advantage of this sequential design architecture is low area (less FPGA resources are required). But this will increase latency.

V. RESULTS

Figure 9 shows the simulation of the combinational design. The 128 bits of input data is assigned to the “pt” of the machine and the 256 bits of key is assigned to the “key” input of the machine, clock is assigned to the “clk” input of the machine and the “reset” is assigned to ‘0’. The output is obtained at the “ct” output port, output is obtained after 4 clock cycles of the assignment of input data.

Figure 10 shows the simulation of the sequential design. The 128 bits of input data is assigned to the “pt” of the machine and the 256 bits of key is assigned to the “key” input of the machine, clock is assigned to the “clk” input of the machine and the “reset” is assigned to ‘0’. The output is obtained at the “ct” output port, output is obtained after 4 clock cycles of the assignment of input data.

Table 1: Device Utilization Summary

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Number of 4 input LUTs</td>
<td>9222</td>
<td>9,216</td>
<td>5367</td>
</tr>
<tr>
<td>Number of occupied Slices</td>
<td>4636</td>
<td>4,622</td>
<td>2754</td>
</tr>
<tr>
<td>Number of bonded IOBs</td>
<td>514</td>
<td>512</td>
<td>515</td>
</tr>
</tbody>
</table>
VI. CONCLUSION
In this Hill Cipher algorithm is implemented on FPGA in Triple Hill mode, i.e. the process is repeated three times.

Two design architectures are proposed in this work:
- Design I – Combination Design: In this design all the three stages are implemented using three separate units, hence require large area, but small delay.
- Design II – Sequential Design: In this design all the three stages are implemented using single unit, hence small area requirement, as depicted device utilization summary.

REFERENCES