DESIGN SINGLE CYCLE MICROPROCESSOR USING VHDL

Naveen Kumar Saini

Asst. Prof. EE, RTU, Shekhawati Institute Of Engineering, Sikar, India

Abstract: In this paper, a A microprocessor is a digital electronic component with transistors on a single semiconductor integrated circuit (IC).One or more microprocessors typically serve as a central processing unit(CPU) in a computer system or handheld device .Microprocessors made possible the advent of the microcomputer .Before this electronic CPUs were typically made from bulky discrete switching device containing the equivalent of only a few transistors .By integrating the processor onto one or a very few large-scale integrated circuit package, the cost of processor power was greatly reduced. Since the advent of the IC in the mid-1970s, the microprocessor has become the most prevalent implementation of the CPU, nearly completely replacing all others forms. This project is trying to design an 8 bit microprocessor by using VHDL .VHDL is stand for very high speed integrated circuit hardware description language .It is one of the most popular design application uses by most designers nowadays .The microprocessor will be synthesize in VHDL using Xilinx ISE. The 8 bit microprocessor is widely use in microcontroller devise with specific task because it has a specific task because it has a specific instruction where it only done a given instruction. Keorywords: integrated circuit (IC), VHDL, Xilinx

I. INTRODUCTION

In this paper, Microprocessors are the heart of all "smart" devices, whether they be electronic devices or otherwise. Their smartness comes as a direct result of the decisions and controls that microprocessors make. For example, we usually do not consider a car to be an electronic device. However, it certainly has many complex, smart electronic systems, such as the anti-lock brakes and the fuel-injection system. Each of these systems is controlled by a microprocessor. Yes, even the black, hardened blob that looks like a dried-up and pressed-down piece of gum inside a musical greeting card is a microprocessor. There are generally two types of microprocessors: general-purpose microprocessors and dedicated microprocessors.General-purpose microprocessors, such as the Pentium CPU, can perform different tasks under the control of software instructions. General-purpose microprocessors are used in all personal computers.

II. THE INTEL 486 FAMILY

When Intel finally did catch up, it did so in a big way with the release of the 80486 processor, better known as the 486, in 1989. In addition to adding an 8K primary cache, Intel decided to integrate a floating-point math coprocessor (FPU) to an improved 386 core with scalar architecture, and a full 32-bit data and address bus width. Because of the high transistor count, which numbered 1.2 million, the infant mortality rate was high. At first, only 30 percent of the chips survived the testing process from start to finish. Most of the failures occurred in the math coprocessor section, which occupied about two-third of the chip's real estate.

So it took no time at all for Intel to switch to testing its 486 chips for CPU performance first, and follow up with a math coprocessor check. Those chips that passed the first phase but flunked the math were labeled 486SX, and went into lower-priced, conventional desktops without math processors. Those chips that passed their math tests went into a higher-priced model, now called the 486DX. As yields improved, and demand for the lower-priced 486SX increased, the 486SX selection process was winnowed down to testing the CPU only, with a subsequent blowing of the fuse that fed power to the math coprocessor (just in case the math coprocessor was functional, but flawed). Another important feature of the 486 line was the introduction of 3.3volt technology — something that Motorola couldn't match until two years later. Up to 1990 microprocessor logic was based on a 5-volt power supply. However, the amount of heat a semiconductor generates is a function of speed multiplied by voltage. By 1990, the speed of computer chips (both microprocessors and external logic chips) hit a heat barrier — if they went any faster, they'd simply burn up. Reducing the voltage reduced the heat build-up and let the chips run faster. By the year 2000, its expected computer chips will run at 500 MHz using 0.9-volt power sources. What was Motorola doing all this time? It was busy working on the 68060, a third generation 68000 chip that introduced the concept of superscalar pipelining, a technique again borrowed from mainframe technology, which permits multiple instructions to run at the same time. This chip saw the light of day in early 1994. Motorola was also busy developing a line of microcontroller chips, like the 68HC11.




Figure 1.2:-Harvard Architecture Microprocess




Figure 1.3:-Princeton Architecture Microprocessor

III. CODING OF MICROPROCESSOR MULTIPLEXER

```
A. 2*1 4-bit multiplexer :-
libraryieee;
use ieee.std_logic_1164.all;
useieee.std_logic_unsigned.all;
useieee.numeric_std.all;
entity mux2 is port (
s: in std_logic;
x0, x1: in std_logic_vector(3 downto 0);
y: out std_logic_vector(3 downto 0);
end mux2;
```

architecture imp of mux2 iss begin process(s, x0, x1) begin if(s= '0') then $y \le x0$; else $y \le x1$; end if; end process; end imp;

B. 4*1 8-bit multiplexer:libraryieee; use ieee.std_logic_1164.all; useieee.std_logic_unsigned.all; useieee.numeric_std.all; entity mux2 is port (in std_logic_vector(1 downto 0); s: x0, x1, x2, x3: in std_logic_vector(7 downto 0); y: out std_logic_vector(7 downto 0); end mux4; architecture imp of mux4 is begin process(s, x0, x1, x2, x3) begin case s is when "00" =>y <= x0; when "01" => $y \le x_1$; when "10" => y <= x2;when "11" $=>_{y} <= x3;$ when others => y <= (others => x'); end case;

end process; end imp; C. Full Adder:libraryieee; use ieee.std logic 1164.all; useieee.std_logic_unsigned.all; entity FA is port (carryIn: in std_logic; carryOut: out std_logic; in std logic; x, y: out std_logic); s: end FA; architecture imp of FA is begin s <= x xor y xorcarryIn; carryout<= (x and y) or (carryIn and (x xor y)); end imp; D. Add and Subtract:entity addsub8 pc is port (A: in std_logic_vector(7 downto 0);B: in std_logic_vector(7 downto 0); F: out std_logic_vector(7 downto 0);Sub: in std_logic); end addsub8_pc; architecture imp of addsub8 pc is begin process(A, B, sub) begin if (sub= '0') then $F \leq A+B;$ else $F \le A - B;$ end if; end process; end imp; E. Opcode Definition:-PACKAGE opcodes IS SUBTYPE t_cond1 IS std_logic_vector (2 DOWNTO 0); CONTANT sta : t_cond1 := "000": CONSTANT Ida : t_cond1 := "001"; CONSTANT movi : t cond1 := "010"; : t cond1 := "011"; CONSTANT inp CONSTANT outp : t cond1 := "100"; CONSTANT jnz : t cond1 := "101";

"110":

CONSTANT adda

CONSTANT suba

: t_cond1 :=

: t_cond1 :=

"111";	downto 5);	
···· ,	ALUSel: out std_logic_vector(1	
SUBTYPE t_org IS std_logic_vecter (4 DOWNTO 0);	downto 0);	
CONSTANT A : t oreg := " 00000 ";	Asel: out std_logic_vector(1	
CONSTANT B : t oreg := "00001";	downto 0);	
CONSTANT C : $t \text{ oreg} := "00010";$	writeAcc: out std_logic;	
CONSTANT D : t oreg := "00011";	IRload: out std_logic;	
CONSTANT E : $t \text{ oreg} := ``00100'';$	PCload: out std_logic;	
END opcodes;	Oload: out std_logic;	
	jmpMux: out std_logic;	
F. Program Counter:-	opfetch: out std_logic;	
libraryieee;	we: out std_logic;	
use ieee.std_logic_1164.all;	rbe: out std_logic;	
useieee.std_logic_unsigned.all;	end controller;	
useieee.numeric_std.all;		
	architecture imp of controller is	
entity PC is port (Type state_type is (
clk: in std_logic;	s_start,	
reset: in std_logic;	s_fetch,	
load: in std_logic;	s_decode,	
INPUT: in std_logic_vector(7	s_jnz,	
downto 0);	s_in,	
OUTPUT: out std_logic_vector(7	s_out,	
downto 0));	s_add,	
end PC;	s_sub,	
	s_store,	
architecture imp of PC is	s_load,	
component FF is Port(s_mov);	
clk: in std_logic;	signal state: state_type := s_start;	
reset: in std_logic;	signalclkcount: std_logic_vector(7 downto 0);	
load: in std_logic;	begin	
D: in std_logic;	NEXT_STATE_LOGIC: process(reset, clk)	
Q: in std_logic);	begin	
end component;	if(reset= '1') then	
begin	state<= s_start;	
U0: FF port map (clk, reset, load, INPUT(0),	clkcount<= X"00";	
U0: FF port map (clk, reset, load, INPUT(0), OUTPUT(0));	clkcount<= X"00"; elsif(clk ' event and clk='1') then	
U0:FF port map (clk, reset, load, INPUT(0),OUTPUT(0));FF port map (clk, reset, load, INPUT(1),	clkcount<= X"00"; elsif(clk ' event and clk='1') then clkcount<= clkcount + 1;	
U0:FF port map (clk, reset, load, INPUT(0),OUTPUT(0));FF port map (clk, reset, load, INPUT(1),OUTPUT(1));FF port map (clk, reset, load, INPUT(1),	clkcount<= X"00"; elsif(clk ' event and clk='1') then clkcount<= clkcount + 1; case state is	
U0:FF port map (clk, reset, load, INPUT(0),OUTPUT(0));FF port map (clk, reset, load, INPUT(1),OUTPUT(1));FF port map (clk, reset, load, INPUT(2),U2:FF port map (clk, reset, load, INPUT(2),	<pre>clkcount<= X"00"; elsif(clk ' event and clk='1') then clkcount<= clkcount + 1; case state is whens_start => state <= s_fetch:</pre>	
U0:FF port map (clk, reset, load, INPUT(0),OUTPUT(0));FF port map (clk, reset, load, INPUT(1),OUTPUT(1));FF port map (clk, reset, load, INPUT(2),OUTPUT(2));FF port map (clk, reset, load, INPUT(2),	<pre>clkcount<= X"00"; elsif(clk ' event and clk='1') then clkcount<= clkcount + 1; case state is whens_start => state <= s_fetch: whens_fetch => state <= s_decode;</pre>	
U0:FF port map (clk, reset, load, INPUT(0),OUTPUT(0));FF port map (clk, reset, load, INPUT(1),OUTPUT(1));FF port map (clk, reset, load, INPUT(2),OUTPUT(2));FF port map (clk, reset, load, INPUT(3),U3:FF port map (clk, reset, load, INPUT(3),	<pre>clkcount<= X"00"; elsif(clk ' event and clk='1') then clkcount<= clkcount + 1; case state is whens_start => state <= s_fetch: whens_fetch => state <= s_decode; whens_decode =></pre>	
U0:FF port map (clk, reset, load, INPUT(0),OUTPUT(0));FF port map (clk, reset, load, INPUT(1),OUTPUT(1));FF port map (clk, reset, load, INPUT(2),OUTPUT(2));FF port map (clk, reset, load, INPUT(3),OUTPUT(3));FF port map (clk, reset, load, INPUT(3),	<pre>clkcount<= X"00"; elsif(clk ' event and clk='1') then clkcount<= clkcount + 1; case state is whens_start => state <= s_fetch: whens_fetch => state <= s_decode; whens_decode => case IR(7 downto 5) is</pre>	
U0:FF port map (clk, reset, load, INPUT(0),OUTPUT(0));FF port map (clk, reset, load, INPUT(1),OUTPUT(1));FF port map (clk, reset, load, INPUT(2),OUTPUT(2));FF port map (clk, reset, load, INPUT(3),OUTPUT(3));FF port map (clk, reset, load, INPUT(4),	<pre>clkcount<= X"00"; elsif(clk ' event and clk='1') then clkcount<= clkcount + 1; case state is whens_start => state <= s_fetch: whens_fetch => state <= s_decode; whens_decode => case IR(7 downto 5) is when "000" => state <= s_store;</pre>	
U0:FF port map (clk, reset, load, INPUT(0),OUTPUT(0));FF port map (clk, reset, load, INPUT(1),OUTPUT(1));FF port map (clk, reset, load, INPUT(2),OUTPUT(2));FF port map (clk, reset, load, INPUT(3),OUTPUT(3));FF port map (clk, reset, load, INPUT(4),OUTPUT(4));FF port map (clk, reset, load, INPUT(4),	<pre>clkcount<= X"00"; elsif(clk ' event and clk='1') then clkcount<= clkcount + 1; case state is whens_start => state <= s_fetch: whens_fetch => state <= s_decode; whens_decode => case IR(7 downto 5) is when "000" => state <= s_store; when "001" => state <= s_load;</pre>	
U0:FF port map (clk, reset, load, INPUT(0),OUTPUT(0));FF port map (clk, reset, load, INPUT(1),U1:FF port map (clk, reset, load, INPUT(1),OUTPUT(1));FF port map (clk, reset, load, INPUT(2),U2:FF port map (clk, reset, load, INPUT(2),OUTPUT(2));FF port map (clk, reset, load, INPUT(3),OUTPUT(3));FF port map (clk, reset, load, INPUT(4),OUTPUT(4));FF port map (clk, reset, load, INPUT(5),	<pre>clkcount<= X"00"; elsif(clk ' event and clk='1') then clkcount<= clkcount + 1; case state is whens_start => state <= s_fetch: whens_fetch => state <= s_decode; whens_decode => case IR(7 downto 5) is when "000" => state <= s_store; when "001" => state <= s_load; when "010" => state <= s_mov;</pre>	
U0: FF port map (clk, reset, load, INPUT(0), OUTPUT(0)); FF port map (clk, reset, load, INPUT(1), U1: FF port map (clk, reset, load, INPUT(1), OUTPUT(1)); FF port map (clk, reset, load, INPUT(2), OUTPUT(2)); FF port map (clk, reset, load, INPUT(3), OUTPUT(3)); FF port map (clk, reset, load, INPUT(4), OUTPUT(4)); FF port map (clk, reset, load, INPUT(4), OUTPUT(4)); FF port map (clk, reset, load, INPUT(5), OUTPUT(5)); FF port map (clk, reset, load, INPUT(5),	<pre>clkcount<= X"00"; elsif(clk ' event and clk='1') then clkcount<= clkcount + 1; case state is whens_start => state <= s_fetch: whens_fetch => state <= s_decode; whens_decode => case IR(7 downto 5) is when "000" => state <= s_store; when "001" => state <= s_load; when "010" => state <= s_mov; when "011" => state <= s_in;</pre>	
U0:FF port map (clk, reset, load, INPUT(0),OUTPUT(0));FF port map (clk, reset, load, INPUT(1),U1:FF port map (clk, reset, load, INPUT(1),OUTPUT(1));FF port map (clk, reset, load, INPUT(2),U2:FF port map (clk, reset, load, INPUT(2),OUTPUT(2));FF port map (clk, reset, load, INPUT(3),OUTPUT(3));FF port map (clk, reset, load, INPUT(4),OUTPUT(4));FF port map (clk, reset, load, INPUT(5),OUTPUT(5));FF port map (clk, reset, load, INPUT(6),	<pre>clkcount<= X"00"; elsif(clk ' event and clk='1') then clkcount<= clkcount + 1; case state is whens_start => state <= s_fetch: whens_fetch => state <= s_decode; whens_decode => case IR(7 downto 5) is when "000" => state <= s_store; when "001" => state <= s_load; when "010" => state <= s_mov; when "011" => state <= s_in; when "100" => state <= s_out;</pre>	
U0: FF port map (clk, reset, load, INPUT(0), OUTPUT(0)); FF port map (clk, reset, load, INPUT(1), OUTPUT(1)); FF port map (clk, reset, load, INPUT(2), OUTPUT(2)); FF port map (clk, reset, load, INPUT(2), OUTPUT(2)); FF port map (clk, reset, load, INPUT(3), OUTPUT(3)); FF port map (clk, reset, load, INPUT(4), OUTPUT(4)); FF port map (clk, reset, load, INPUT(4), OUTPUT(5)); FF port map (clk, reset, load, INPUT(5), OUTPUT(5)); FF port map (clk, reset, load, INPUT(6), OUTPUT(6)); FF port map (clk, reset, load, INPUT(6),	<pre>clkcount<= X"00"; elsif(clk ' event and clk='1') then clkcount<= clkcount + 1; case state is whens_start => state <= s_fetch: whens_fetch => state <= s_decode; whens_decode => case IR(7 downto 5) is when "000" => state <= s_store; when "001" => state <= s_load; when "010" => state <= s_mov; when "011" => state <= s_in; when "100" => state <= s_out; when "101" => state <= s_jnz;</pre>	
U0: FF port map (clk, reset, load, INPUT(0), OUTPUT(0)); FF port map (clk, reset, load, INPUT(1), OUTPUT(1)); FF port map (clk, reset, load, INPUT(2), OUTPUT(2)); FF port map (clk, reset, load, INPUT(2), OUTPUT(2)); FF port map (clk, reset, load, INPUT(3), OUTPUT(3)); FF port map (clk, reset, load, INPUT(4), OUTPUT(4)); FF port map (clk, reset, load, INPUT(4), OUTPUT(5)); FF port map (clk, reset, load, INPUT(5), OUTPUT(5)); FF port map (clk, reset, load, INPUT(6), OUTPUT(6)); FF port map (clk, reset, load, INPUT(7),	<pre>clkcount<= X"00"; elsif(clk ' event and clk='1') then clkcount<= clkcount + 1; case state is whens_start => state <= s_fetch: whens_fetch => state <= s_decode; whens_decode => case IR(7 downto 5) is when "000" => state <= s_store; when "001" => state <= s_load; when "010" => state <= s_mov; when "011" => state <= s_in; when "100" => state <= s_out; when "101" => state <= s_jnz; when "110" => state <= s_add;</pre>	
U0: FF port map (clk, reset, load, INPUT(0), OUTPUT(0)); FF port map (clk, reset, load, INPUT(1), OUTPUT(1)); FF port map (clk, reset, load, INPUT(2), OUTPUT(2)); FF port map (clk, reset, load, INPUT(2), OUTPUT(2)); FF port map (clk, reset, load, INPUT(3), OUTPUT(3)); FF port map (clk, reset, load, INPUT(4), OUTPUT(4)); FF port map (clk, reset, load, INPUT(5), OUTPUT(5)); FF port map (clk, reset, load, INPUT(5), OUTPUT(5)); FF port map (clk, reset, load, INPUT(6), OUTPUT(6)); FF port map (clk, reset, load, INPUT(6), OUTPUT(7)); FF port map (clk, reset, load, INPUT(7),	$clkcount \le X"00";$ $elsif(clk ' event and clk='1') then$ $clkcount \le clkcount + 1;$ $case state is$ $whens_start => state <= s_fetch:$ $whens_fetch => state <= s_decode;$ $whens_decode =>$ $case IR(7 downto 5) is$ $when "000" => state <= s_load;$ $when "001" => state <= s_load;$ $when "010" => state <= s_in;$ $when "100" => state <= s_out;$ $when "101" => state <= s_out;$ $when "110" => state <= s_out;$ $when "110" => state <= s_out;$ $when "111" => state <= s_out;$	
U0: FF port map (clk, reset, load, INPUT(0), OUTPUT(0)); FF port map (clk, reset, load, INPUT(1), OUTPUT(1)); FF port map (clk, reset, load, INPUT(2), OUTPUT(2)); FF port map (clk, reset, load, INPUT(2), OUTPUT(2)); FF port map (clk, reset, load, INPUT(3), OUTPUT(3)); FF port map (clk, reset, load, INPUT(4), OUTPUT(4)); FF port map (clk, reset, load, INPUT(4), OUTPUT(5)); FF port map (clk, reset, load, INPUT(5), OUTPUT(5)); FF port map (clk, reset, load, INPUT(6), OUTPUT(6)); FF port map (clk, reset, load, INPUT(7),	<pre>clkcount<= X"00"; elsif(clk ' event and clk='1') then clkcount<= clkcount + 1; case state is whens_start => state <= s_fetch: whens_fetch => state <= s_decode; whens_decode => case IR(7 downto 5) is when "000" => state <= s_store; when "001" => state <= s_load; when "010" => state <= s_mov; when "011" => state <= s_in; when "100" => state <= s_out; when "101" => state <= s_jnz; when "110" => state <= s_add;</pre>	
U0: FF port map (clk, reset, load, INPUT(0), OUTPUT(0)); FF port map (clk, reset, load, INPUT(1), OUTPUT(1)); FF port map (clk, reset, load, INPUT(2), OUTPUT(2)); FF port map (clk, reset, load, INPUT(2), OUTPUT(2)); FF port map (clk, reset, load, INPUT(3), OUTPUT(3)); FF port map (clk, reset, load, INPUT(4), OUTPUT(4)); FF port map (clk, reset, load, INPUT(5), OUTPUT(5)); FF port map (clk, reset, load, INPUT(5), OUTPUT(5)); FF port map (clk, reset, load, INPUT(6), OUTPUT(6)); FF port map (clk, reset, load, INPUT(6), OUTPUT(7)); FF port map (clk, reset, load, INPUT(7),	<pre>clkcount<= X"00"; elsif(clk ' event and clk='1') then clkcount<= clkcount + 1; case state is whens_start => state <= s_fetch: whens_fetch => state <= s_decode; whens_decode => case IR(7 downto 5) is when "000" => state <= s_store; when "001" => state <= s_load; when "010" => state <= s_mov; when "011" => state <= s_in; when "100" => state <= s_out; when "101" => state <= s_out; when "110" => state <= s_add; when "111" => state <= s_sub; when others => state <= s_start;</pre>	
U0:FF port map (clk, reset, load, INPUT(0),OUTPUT(0));FF port map (clk, reset, load, INPUT(1),OUTPUT(1));FF port map (clk, reset, load, INPUT(2),OUTPUT(2));FF port map (clk, reset, load, INPUT(2),OUTPUT(2));FF port map (clk, reset, load, INPUT(3),OUTPUT(3));FF port map (clk, reset, load, INPUT(4),OUTPUT(4));FF port map (clk, reset, load, INPUT(4),OUTPUT(4));FF port map (clk, reset, load, INPUT(5),OUTPUT(5));FF port map (clk, reset, load, INPUT(5),OUTPUT(6));FF port map (clk, reset, load, INPUT(6),OUTPUT(6));FF port map (clk, reset, load, INPUT(7),OUTPUT(7));FF port map (clk, reset, load, INPUT(7),	clkcount<= X"00"; elsif(clk ' event and clk='1') then clkcount<= clkcount + 1; case state is whens_start => state <= s_fetch: whens_fetch => state <= s_decode; whens_decode => case IR(7 downto 5) is when "000" => state <= s_store; when "001" => state <= s_load; when "010" => state <= s_load; when "011" => state <= s_in; when "101" => state <= s_in; when "101" => state <= s_out; when "110" => state <= s_out; when "111" => state <= s_sub; when others => state <= s_start; end case;	
U0:FF port map (clk, reset, load, INPUT(0),OUTPUT(0));FF port map (clk, reset, load, INPUT(1),OUTPUT(1));FF port map (clk, reset, load, INPUT(2),OUTPUT(2));FF port map (clk, reset, load, INPUT(3),OUTPUT(3));FF port map (clk, reset, load, INPUT(4),OUTPUT(4));FF port map (clk, reset, load, INPUT(4),OUTPUT(4));FF port map (clk, reset, load, INPUT(5),OUTPUT(5));FF port map (clk, reset, load, INPUT(6),OUTPUT(6));FF port map (clk, reset, load, INPUT(6),OUTPUT(6));FF port map (clk, reset, load, INPUT(7),OUTPUT(7));FF port map (clk, reset, load, INPUT(7),	clkcount<= X"00"; elsif(clk ' event and clk='1') then clkcount<= clkcount + 1; case state is whens_start => state <= s_fetch: whens_fetch => state <= s_decode; whens_decode => case IR(7 downto 5) is when "000" => state <= s_store; when "001" => state <= s_load; when "010" => state <= s_load; when "011" => state <= s_in; when "011" => state <= s_in; when "100" => state <= s_out; when "101" => state <= s_out; when "110" => state <= s_add; when "111" => state <= s_start; end case; when others => state <= s_fetch;	
U0:FF port map (clk, reset, load, INPUT(0),OUTPUT(0));FF port map (clk, reset, load, INPUT(1),OUTPUT(1));FF port map (clk, reset, load, INPUT(2),OUTPUT(2));FF port map (clk, reset, load, INPUT(3),OUTPUT(3));FF port map (clk, reset, load, INPUT(4),OUTPUT(4));FF port map (clk, reset, load, INPUT(4),OUTPUT(4));FF port map (clk, reset, load, INPUT(5),OUTPUT(5));FF port map (clk, reset, load, INPUT(5),OUTPUT(5));FF port map (clk, reset, load, INPUT(6),OUTPUT(6));FF port map (clk, reset, load, INPUT(7),OUTPUT(7));end imp;G. Control Unit:- entity controller is port (clkcount<= X"00"; elsif(clk ' event and clk='1') then clkcount<= clkcount + 1; case state is whens_start => state <= s_fetch: whens_fetch => state <= s_decode; whens_decode => case IR(7 downto 5) is when "000" => state <= s_store; when "001" => state <= s_load; when "010" => state <= s_load; when "010" => state <= s_in; when "011" => state <= s_in; when "101" => state <= s_out; when "101" => state <= s_out; when "110" => state <= s_jnz; when "110" => state <= s_stat; end case; when others => state <= s_fetch; end case;	
U0:FF port map (clk, reset, load, INPUT(0), OUTPUT(0)); U1:FF port map (clk, reset, load, INPUT(1), OUTPUT(1)); U2:U2:FF port map (clk, reset, load, INPUT(2), OUTPUT(2)); U3:FF port map (clk, reset, load, INPUT(3), OUTPUT(3)); U4:OUTPUT(3)); U4:FF port map (clk, reset, load, INPUT(4), OUTPUT(4)); U5:FF port map (clk, reset, load, INPUT(4), OUTPUT(5)); U6:OUTPUT(5)); U6:FF port map (clk, reset, load, INPUT(5), OUTPUT(5)); U6:FF port map (clk, reset, load, INPUT(5), OUTPUT(5)); U7:OUTPUT(6)); u7:FF port map (clk, reset, load, INPUT(7), OUTPUT(7)); end imp;FF port map (clk, reset, load, INPUT(7), OUTPUT(7)); end imp;G. Control Unit:- entity controller is port (clk:in std_logic; in std_logic; in std_logic;	$clkcount \le X"00";$ $elsif(clk ` event and clk='1') then$ $clkcount \le clkcount + 1;$ $case state is$ $whens_start => state <= s_fetch:$ $whens_fetch => state <= s_decode;$ $whens_decode =>$ $case IR(7 downto 5) is$ $when "000" => state <= s_store;$ $when "001" => state <= s_load;$ $when "010" => state <= s_load;$ $when "011" => state <= s_in;$ $when "010" => state <= s_out;$ $when "100" => state <= s_out;$ $when "101" => state <= s_jnz;$ $when "110" => state <= s_sub;$ $when others => state <= s_start;$ $end case;$ $end if;$	
U0:FF port map (clk, reset, load, INPUT(0), OUTPUT(0)); U1:FF port map (clk, reset, load, INPUT(1), OUTPUT(1)); U2:U2:FF port map (clk, reset, load, INPUT(2), OUTPUT(2)); U3:FF port map (clk, reset, load, INPUT(3), OUTPUT(3)); U4:OUTPUT(3)); U4:FF port map (clk, reset, load, INPUT(4), OUTPUT(4)); U5:FF port map (clk, reset, load, INPUT(4), OUTPUT(5)); U6:OUTPUT(5)); U6:FF port map (clk, reset, load, INPUT(5), OUTPUT(5)); U6:FF port map (clk, reset, load, INPUT(5), OUTPUT(5)); U7:OUTPUT(6)); u7:FF port map (clk, reset, load, INPUT(7), OUTPUT(7)); end imp;FF port map (clk, reset, load, INPUT(7), OUTPUT(7)); end imp;G. Control Unit:- entity controller is port (clk:in std_logic; in std_logic; in std_logic;	clkcount<= X"00"; elsif(clk ' event and clk='1') then clkcount<= clkcount + 1; case state is whens_start => state <= s_fetch: whens_fetch => state <= s_decode; whens_decode => case IR(7 downto 5) is when "000" => state <= s_store; when "001" => state <= s_load; when "010" => state <= s_load; when "011" => state <= s_in; when "010" => state <= s_in; when "100" => state <= s_out; when "101" => state <= s_jnz; when "110" => state <= s_jnz; when "111" => state <= s_stat; when others => state <= s_stat; end case; when others => state <= s_fetch; end case;; end if; end process;	

case state is whens start =>jmpMux <= '0';writeAcc<= '0'; whens fetch =>IRload<= '1'; $PCload \le 1'$: Jmpmux<= '0'; opfetch<= '1'; ALUSel<= "XX"; Asel<= "XX"; $Oload \le '0';$ we<= '0'; writeAcc<= '0'; rbe <= 'X';whens_decode => IRload $\leq 0'$; PCload<= '0'; Jmpmux<= '0'; opfetch $\leq 0'$; ALUSel<= "XX"; Asel<= "XX"; Oload $\leq 0'$; we<= '0'; writeAcc<= '0'; $rbe \le 'X'$: whens_jnz => IRload $\leq 0'$; PCload<= 'Aeq0'; Jmpmux<= '1'; opfetch<= '0'; ALUSel<= "XX"; Asel<= "XX"; $Oload \le '0';$ we<= '0'; writeAcc<= '0'; rbe<= 'X'; whens_in => IRload <= '0'; $PCload \le '0';$ Jmpmux<= '0'; opfetch<= '0'; ALUSel<= "00"; Asel<= "01"; $Oload \le '0'$: we<= '1'; writeAcc<= '0': rbe<= '1'; whens_add => IRload $\leq 0'$; PCload<= '0': Jmpmux<= '0'; opfetch<= '0'; ALUSel<= "01"; Asel<= "11"; $Oload \le '0';$ we<= '0'; writeAcc<= '1'; rbe<= '1'; whens_sub => IRload $\leq 0'$;

PCload<= '0'; Jmpmux<= '0'; opfetch<= '0'; ALUSel<= "11"; Asel<= "11": Oload $\leq 0'$; we<= '0'; writeAcc<= '1'; rbe<= '1'; whens_store => IRload $\leq 0'$; $PCload \le 0'$ Jmpmux<= '0': opfetch<= '0'; ALUSel<= "00"; Asel<= "11"; $Oload \le '0';$ we<= '1'; writeAcc<= '0'; $rbe \le 0';$ whens_load => IRload $\leq 0'$; PCload<= '0'; Jmpmux<= '0'; opfetch<= '0'; ALUSel<= "00": Asel<= "00"; $Oload \le '0';$ we<= '0'; writeAcc<= '1'; rbe<= '1'; whens mov => $IRload \le '0'$ $PCload \le 0'$: Jmpmux<= '0'; opfetch<= '0'; ALUSel<= "01"; Asel<= "10"; Oload $\leq 0'$; we<= '0'; writeAcc<= '1'; rbe<= '0'; whens out => IRload ≤ 0 PCload<= '0'; Jmpmux<= '0'; opfetch<= '0'; ALUSel<= "XX"; Asel<= "XX"; Oload \leq '1'; we<= '0'; rbe<= '1'; whens_others => IRload $\leq 0'$; $PCload \le '0';$ Jmpmux<= '0'; opfetch<= '0';

ALUSel<= "XX";			ork.mux4 port map (Asel,
Asel<= "XX";		dp_regfile_B, Input, dp_IR2, dp_regfile_A, dp_mux4_out);	
Oload<= '0';		instruction_register: entity work.IR port map (clk, reset,	
we<= '0';		IRload, dp_ROMData, dp_IR);	
writeAcc<= '0';		ProgramCounter: entity work.PC port map (clk, reset,	
rbe<= 'X';		PCload, dp_PCnext, dp_PC);	
end case;			port man (impmux "0001"
		PC_mux: entity work.mux2 port map (jmpmux, "0001", dp_IR(3 downto 0), dp_mux_out);	
end process;			
end imp;		dp_mux2_out8 <= "0000" & dp_mux2_out;	
Data Path:-		Sub_jmp<= jmpMux and dp_IR(4);	
libraryieee;		Adder_8_bit: entity work.Addsub8_pc port map (dp_PC,	
use ieee.std_logic_1164.all;		dp_PCnext, dp_mux2_out8, sub_jmp);	
useieee.std_logic_unsigned.all;		ProgramMemory: entity work.rom_256_8 port map	
useieee.numeric_std.all;		(opfetch, dp_PC, dp_ROMData);	
ubbreechlumente_stallin,		RegisterFile: entity work.regfile port map (clk, reset, we	
entitydatapath is port (,writeAcc, dp_IR(4 downto 0), d	
clk:	in std logicy	rbe, dp_regfile_A, dp_regfile_B	
	in std_logic;		
reset:	in std_logic;		ALU port map (ALUSel,
input:	in std_logic_vector(7	dp_mux4_out, dp_regfile_B, dp	_ALU_Out,
downto 0);		f_unsigned_overflow);	
ouput:	out std_logic_vector(7	OutputRegister: entity wor	k.OReg port map (clk, reset,
downto 0);	-	Oload, dp_regfile_B, output);	
Aeq0:	out std_logic;	IROut<= $dp_IR(7 \text{ downto } 5);$	
IROut:	out std_logic_vector(7	end imp;	
	out std_togic_vector()	Register File:-	
downto 5);	······································	•	
ALUSel:	in std_logic_vector(1	entityregfile is port (
downto 0);		clk:	in std_logic;
Asel:	in std_logic_vector(1	reset:	in std_logic;
downto 0);		we:	in std_logic;
writeAcc:	in std_logic;	writeAcc:	in std_logic;
IRload:	in std_logic;	Adr:	in std_logic_vector(4
PCload:	in std_logic;	downto 0);	- 8 - (
Oload:	in std_logic;	D:	in std_logic_vector(7
jmpmux:	in std_logic;	downto 0);	m std_logie_veetor(/
PCload:	-		in still to size
	in std_logic;	rbe:	in std_logic;
opfetch:	in std_logic;	portA:	out std_logic_vector(7
we:	in std_logic;	downto 0);	
rbe:	in std_logic;	portB:	out std_logic_vector(7
enddatapath;		downto 0));	
-		endregfile;	
architecture imp of datapath is	3	C ·	
		architecture imp of regfile is	
signaldp_ROMData, dp_IR, dp_IR2, dp_ALU_Out: std_logic_vector(7 downto 0);		subtypereg is std_logic_vector(7 downto 0);	
· · · · · · · · · · · · · · · · · · ·			
signaldp_PC, dp_PCnext, dp_Adder_out:		typeregArray is array(0 to 31) of reg;	
std_logic_vector(7 downto 0);		signal RF: regArray;	
signaldp_regfile_i, dp_regfi	le_B: std_logic_vector(7	begin	
downto 0);			
<pre>signal dp_mux4_out: std_logic_vector(7 downto 0);</pre>		WritePort: process (clk, reset)	
signal dp_mux2_out: std_logic_vector(3 downto 0);		begin	
signal dp_mux2_out8: std_logic_vector(7 downto 0);		if (clk'event and clk='1') then	
signalf_unsigned_overflow: std_logic;		if (reset='1') then	
signalsub_jmp: std_logic;		$RF(0) \le (others => '0');$	
begin		$RF(1) \le (others => 0);$	
A = dr = rest = A(0)	on dn marfile $A(1)$	$RF(2) \le (others \implies '0');$ $RF(2) \le (others \implies '0');$	
Aeq<= dp_regfile_A(0) or dp_regfile_A(1) or $d_{\text{regfile}} = A(1)$		$\operatorname{RF}(3) \leq (\operatorname{others} \Rightarrow '0');$	
dp_regfile_A(2) or dp_regfile_A(3) or dp_regfile_A(4) or		elsif (we='1') then	
$dp_regfile_A(5)$ or		RF(conv_integer(Adr)) <=D;	
dp_regfile_A(6) or dp_regfile_A(7);		elsif (writeAcc='1') then	
dp_IR2 <="000" &dp_IR(4 downto 0);		$RF(0) \ll D;$	
``			

end if; end rom_256_8; end if; end process; architecture imp of rom 256 8 is subtype cell is std_logic_vector (7 downto 0); ReadPortB: Process(rbe, Adr) typerom type is array (0 to 255) of cell; begin constant ROM: rom type :=(if (rbe='1') then Inp& B, portB<= RF(conv_integer (Adr));</pre> movi& "00001", else sta& C, movi& "00000", PortB<= (others = 'X'); end if; sta& D, end process; lda& D. ReadPortA: PortA<= RF(0); adda& B, end imp; sta& D. Arithmetic Logic Unit:lda& B. libraryieee; suba& C, use ieee.std_logic_1164.all; sta& B, useieee.std_logic_unsigned.all; jnz& "10111", useieee.numeric_std.all; outp& D, entity ALU is port (others \Rightarrow (others \Rightarrow '0') S: in std_logic_vector(1 downto 0);); A, B: in std_logic_vector(7 downto 0); F: out std logic vector(7 downto begin 0);process(cs) Unsigned overflow: out std logic); begin end ALU; if (cs = '1') then data<= ROM(conv_integer (addr)); architecture imp of ALU is else std logic vector(7downto 0): signal X, Y: $data \le (others \implies 'Z');$ signal C: std_logic_vector(7 downto 0); end if; begin end process; $C(0) \le S(1);$ end imp; $Y(0) \le s(1) xor (S(0) and B(0));$ Processor:- $Y(1) \le s(1) xor (S(0) and B(1));$ libraryieee; $Y(2) \le s(1) xor (S(0) and B(2));$ use ieee.std_logic_1164.all; $Y(3) \le s(1) xor (S(0) and B(3));$ useieee.std_logic_unsigned.all; $Y(4) \le s(1) xor (S(0) and B(4));$ useieee.numeric_std.all; $Y(5) \le s(1) xor (S(0) and B(5));$ $Y(6) \le s(1) \text{ xor } (S(0) \text{ and } B(6));$ entityup_abs is port($Y(7) \le s(1) xor (S(0) and B(7));$ in std_logic; clk: U0 entity work.FA port map (C(0), C(1), A(0), Y(0), in std_logic; reset: in std_logic_vector(7 downto 0); F(0)); input: U1 entity work.FA port map (C(1), C(2), A(1), Y(1), output: in std logic vector(7 downto 0)); end up abs; F(1)); U2 entity work.FA port map (C(2), C(3), A(2), Y(2), F(2)); architecture imp of up abs is U3 entity work.FA port map (C(3), C(4), A(3), Y(3), F(3)); U4 entity work.FA port map (C(4), C(5), A(4), Y(4), F(4)); Signal IR: std_logic_vecter(7 downto 5); U5 entity work.FA port map (C(5), C(6), A(4), Y(5), F(5)); Signal ALUSel: std_logic_vecter(1 downto 0); U6 entity work.FA port map (C(6), C(7), A(4), Y(6), F(6)); Signal ASel: std_logic_vecter(1 downto 0); U7 entity work.FA port map (C(0), unsigned_overflow, A(4), Signal writeAcc: std_logic; Y(7), F(7)); Signal Aeq0, IRload, PC load, opfetch, jmpmux, Oload, we, end imp; rbe :std_logic; begin H. Program Memory:-ControlUnit : controller port map(clk, reset, aeq0, IR, entity rom_256_8 is port (ALUSel, Asel, writeAcc, IRload, cs: in std logic; PCload, Oload, jmpMux, opfetch, we, rbe); in std_logic_vector(7 downto 0); Datapath8 :datapath port map(clk, reset, aeq0, IR, ALUSel, addr: out std_logic_vector(7 downto Asel, writeAcc, IRload, PCload, data:

0));

Oload, jmpMux, opfetch, we, rbe);

end imp; Test Bench:entity test is port (--input_testbench: in std _logic_ vecter (7 downto 0); Output_testbench: out std_logic_vecter(7 downto 0)); end entity:

architecture imp of test is signalinput signals: std logic vecter (7 down 0):="00000100"; signaloutput signals: std logic vecter (7 down 0); signalclkin: std logic :='0'; signal reset :std_logic :='1'; begin process(clkin) begin clkin<= 'not' clkin after 5 ns: end process; process(reset) begin reset <= '1' reset after 30 ns ; end process: processor: entity work.up absportmap(reset, clkin, input_signals, output_signals); end imp;

IV. RESULT

In this paper we done a design of a single cycle microprocessor using a VHDL. The final outcome of the project was that all function and instruction working properly. We done a five instruction of microprocessor using Modelsim software to simulate a code of microprocessor

V. CONCLUSIONS

The In this paper, we done a part of successfully studied about the single cycle microprocessor fetching, load, store and jump instruction using all part of processor like program counter, instruction memory, data memory, arithmetic and logic unit, adder, register file and bit manipulation. In this we done a part of history of computer, instruction set architecture of different type of processor and effect of performance on processor. The design was verified through exhaustive simulations. The processor achieves higher performance, lower area and lower power dissipation. This processor can be used as a systolic core to perform mathematical functions and we use this for load store a data. The final outcome of the project was that all the instructions and function properly.

REFERENCE

- [1] Anshulkumar"Computer Architecture".
- [2] 8 Bit Microprocessor Design Using VHDL.
- [3] R. Gaonkar"Microprocessor architecture programming and applications with 8085".
- [4] Douglas V. Hall, SSSP Rao. "Microprocessors and its Interfacing 3rd Edition 3rd EditionAuthor(s)".
- [5] K. M. Bhurchandi, A. K. Ray "Advanced Microprocessor andPeripherals 3rd Edition 3rd

EditionAuthor(s)".

- [6] Kenneth Ayala "The 8051 Microcontroller (With CD) 3 EditionAuthor(s)".
- [7] Kenneth Ayala "The 8051 Microcontroller & Embedded Systems Using Assembly and C (With CD) 1st Edition Author(s)".
- [8] Muhammad Ali Mazidi, Janice GillispieMazidi, RolinD.Mckinlay "The 8051 Microcontroller and Embedded Systems: Using Assembly and C 2 EditionAuthor(s)".
- [9] Sampath K. Venkatesh "8051 Microcontroller & Embedded System 1st Edition Author(s)".
- [10] A. P. Godse, D. A. Godse "Microcontrollers and RISC Architecture forAnna University of Technology 2nd EditionAuthor(s)".