Abstract: The new Advanced Encryption Standard (AES) has been recently selected by the US government for protecting sensitive social information. Due to its simplicity and elegant algebraic structure, the choice of the AES algorithm has motivated the study of a new approach to the analysis of block ciphers.

The Advanced Encryption Standard can be programmed in software or built with pure hardware. However Field Programmable Gate Arrays (FPGAs) offer a quicker, more customizable solution. Field Programmable Gate Array (FPGA) serves perfectly the cryptosystems in high speed communications links or servers.

This paper proposes an efficient FPGA implementation of AES using VHDL. An AES encryptor is designed and implemented in FPGA. An AES decryptor is also designed and integrated with the AES encryptor to yield a full functional AES en/decryptor. VHDL stands for Very High Speed Integrated Circuit Hardware Description Language. Xilinx software is used for the simulation and optimization of the synthesizable VHDL code. All the transformations of both Encryption and Decryption are simulated using an iterative design approach in order to minimize the hardware consumption.

Keywords: Encryption, Key Generation, FPGA, VHDL, Decryption.

I. INTRODUCTION

The Advanced Encryption Standard which will be referred to as AES is the current industrial standard and has been in vogue since 2001. It is a specification for the encryption of electronic data established by the U.S National Institute of Standards and Technology (NIST) in 2001. It is based on the Rijndael cipher developed by two Belgian cryptographers, Joan Daemen and Vincent Rijmen, who submitted a proposal which was evaluated by the NIST during the AES selection process.

In cryptography, encryption is the process of encoding messages (or information) in such a way that hackers cannot read it, but that authorized parties can. In an encryption scheme, the message or information (referred to as plaintext) is encrypted using an encryption algorithm, turning it into an unreadable ciphertext. This is usually done with the use of an encryption key, which specifies how the message is to be encoded. Any adversary that can see the ciphertext should not be able to determine anything about the original message. An authorized party, however, is able to decode the ciphertext using a decryption algorithm, that usually requires a secret decryption key, that adversaries do not have access to.

The AES encryption method finds extensive use in the electronic and computational industry as most of the arithmetic operations that we generally use are not the ones used in here rather its the ones which are highly electronic efficient and can be implemented using shift registers and exclusive OR gates which any processor is efficient in handling. This makes the complicated algorithm run very quickly and using minimal processor power and minimal hardware.

II. DESCRIPTION OF THE ALGORITHM

The AES algorithm is a symmetric-key scheme. In symmetric-key schemes, the encryption and decryption keys are the same. Thus communicating parties must agree on a secret key before they wish to communicate. It is also known as private-key scheme.

AES is a variant of Rijndael which has a fixed block size of 128 bits, and a key size of 128, 192, or 256 bits. AES operates on a $4\times4$ order matrix of bytes, termed the state, although some versions of Rijndael have a larger block size and have additional columns in the state.

The key size used for an AES cipher specifies the number of repetitions of transformation rounds that convert the input, called the plaintext, into the final output, called the ciphertext. The number of cycles of repetition are as follows:

a) 10 cycles of repetition for 128-bit keys.
b) 12 cycles of repetition for 192-bit keys.
c) 14 cycles of repetition for 256-bit keys.

Here, The algorithm is used in encrypting data which is stored in blocks of 128-bit (here) and is encrypted with a 128-bit cipher key which is essential to decrypt the information locked in the encrypted data.

The Encryption program needs two pieces of inputs one, is the input data which is to be encrypted and the other being the Cipher key with which the information will be locked. The Algorithm is in turn divided into two distinct parts:

a) Encryption
b) Key Generation

We will first look into the Encryption Algorithm then Key generation followed by the Decryption Algorithm.

A. Encryption Algorithm

The Encryption process contains 10 rounds and each round contains 4 different transformations at the end of the 10 rounds the encrypted values are produced. The Transformations are:
1. Substitution Bytes

2. Shift Rows

3. Mix Columns

4. Add Round Key

Each Round need not use all the transformations. The first round does only the 4th transformation while the last round that is round 10 does only three transformations.

1. Substitution Bytes: This is the first transformation to be done on the input data i.e, the input matrix. This step is also known as SubBytes. In the SubBytes step, each byte in the array is updated using an 8-bit substitution box, the Rijndael S-box. This operation provides the non-linearity in the cipher. The S-box used is derived from the multiplicative inverse over g f (28), known to have good non-linearity properties. To avoid attacks based on simple algebraic properties, the S-box is constructed by combining the inverse function with an invertible affine transformation. The S-box is also chosen to avoid any fixed points (and so is a derangement), and also any opposite fixed points.

The Affine Transformation is used to generate the SubBox which is the lookup table from which the values are substituted.

The procedure to be followed to substitute the bytes in the matrix are:

a) Select any element say 19 which is in hexadecimal notation.

b) The S-box element in the 1st row and 9th column is to be selected and substituted in its place (i.e., d4).

B. Key Generation Algorithm

There are a set of 11 Rounds in the Encryption process counting the initial round also, and every Round without fail follows the Add Round Key Transformation. Hence we need a total of 10 keys which are to be generated from the single key given as the input, generating the required keys is known as the key schedule.

The following are the steps involved in the process of generating the Keys required

Write down the entire sequence of 11 keys we need a matrix which has 4 rows and 44 columns wherein the Round keys have to be calculated. Consider the Cipher key below:
The Decryption Algorithm follows the exact same transformations with their effect negated, the transformations are:

1. Inverse Substitution Bytes - Inverse SubBytes is simply a transformation in which the value in the input is looked up at the S-Box and the corresponding Row and Column are recorded and substituted in the place of the input matrix to give out the result.

2. Inverse Mix Columns - In this case the matrix with which the input matrix is to be Modulo multiplied is:

\[
\begin{bmatrix}
14 & 11 & 13 & 09 \\
09 & 14 & 11 & 13 \\
13 & 09 & 14 & 11 \\
11 & 13 & 09 & 14 \\
\end{bmatrix}
\]

Here the elements of the matrix are all in decimal notation and not in the traditional hexadecimal notation.

3. Inverse Shift Rows - This Transformation is again simply the inverse of its counterpart where in the input matrix was circularly rotated to the left, in this case the input matrix's rows are rotated to the right.

4. Inverse Add Round Key - The Transformation as its counterpart is simply the bit wise addition of the input with the corresponding Round Keys. The only thing that sets this Transformation apart from its counterpart in Encryption process is that, here in the first Round we add to the input the last four Columns of the Key sequence which is different from the Add Key in Encryption process where in the first round would add the input to the Cipher Key. In this case though we add the Cipher Key to the final step i.e, before we end up getting the final decrypted value.

III. VHDL IMPLEMENTATION OF AES

Few topics to be known before getting into the implementation are the following:

a) FPGA: A field-programmable gate array (FPGA) is an integrated circuit designed to be configured by a customer or a designer after manufacturing-hence "field-programmable". The FPGA configuration is generally specified using a hardware description language (HDL). Contemporary FPGAs have large resources of logic gates and RAM blocks to implement complex digital computations. The ability to update the functionality after shipping, partial re-configuration of a portion of the design and the low non-recurring engineering costs offer advantages for many applications. The FPGA used here is XC7K325T.

b) VHDL: VHDL (VHSIC Hardware Description Language) is a hardware description language used in electronic design automation to describe digital and mixed-signal systems such as field-programmable gate arrays and integrated circuits. VHDL can also be used as a general purpose parallel programming language. VHDL is commonly used to write text models that describe a logic circuit. Such a model is processed by a synthesis program, to generate the final implementation. VHDL contains constructs to handle the parallelism inherent in hardware designs, VHDL is strongly typed.
and is not case sensitive. In order to directly represent operations which are common in hardware, there are many features of VHDL, such as an extended set of Boolean operators including nand and nor. VHDL also allows arrays to be indexed in either ascending or descending direction. One can design hardware in a VHDL IDE (for FPGA implementation such as Xilinx ISE, Altera Quartus, Synopsys Synplify or Mentor Graphics HDL Designer) to produce the RTL schematic of the desired circuit. After that, the generated schematic can be verified using simulation software which shows the waveforms of inputs and outputs of the circuit after generating the appropriate testbench. To generate an appropriate testbench for a particular circuit or VHDL code, the inputs have to be defined correctly. For example, for clock input, a loop process or an iterative statement is required. A final point is that when a VHDL model is translated into the "gates and wires" that are mapped onto a programmable logic device such as a CPLD or FPGA, then it is the actual hardware being configured, rather than the VHDL code being "executed" as if on some form of a processor chip.

c) Implementation: The industrial implementation of the Encryption process and the Decryption process is done in a FPGA and there by the code for the above process explained is written in VHDL which can later, be burnt onto a FPGA. In this case there are 3 modules, one for the Encryption process, one for Decryption and one final module which outputs the encrypted and decrypted values.

A. Encryption Algorithm

InitialRound : aes_addkey
Rounds1to9 : aes_sbyte
aes_shiftrow
aes_mixclms
aes_addkey
Round10 : aes_sbyte
aes_shiftrow
aes_mixclms

The above is simply the outline and considering each transformation a function we can use for loops and if conditions to get the work done. The output of each transformation in each round is stored in an array and the output of the current round is used as the input of the next round.

1. Substitution bytes:
aes_sbyte: The input matrix contains elements which are each an 8 bit number, the algorithm is to split the number into the first four bits and the last four bits and thereby convert the value into hexadecimal and look up the s-box to give out the substitution value.

Hardware implementation of this transformation would be storing the S-box in a ROM module and looking it up whenever necessary, or generating the values dynamically.

2. Shift Rows:
aes_shiftrow: This just involves moving the first row by 0 second by 1 third by 2 and fourth by 3 cells and hence as observed every nth row is to be moved by n-1. This transformation can be implemented using shift registers.

3. Mix Columns:
aes_mixclms : This transformation involves the multiplication of the input with the specified matrix:
02 03 01 01
01 02 03 01
01 01 02 03
03 01 01 02

And as it is known in the case of modulo multiplication, multiplication with 3 is simply not adding the number three times rather it is the shifting of the number once and then adding it onto itself as:

0011 = 0010+0001

Where in multiplication with two will be shifting the number by one cell to the left and multiplication with one will yield the same number. The above matrix when observed is the result of shifting the first row circularly through the number of the row to the right. So we can as well keep the sequence 02 03 01 01 constant and rotate the Column under consideration. As every number in the Column will be multiplied with 2,3,1 the procedure followed is to generate another matrix which contains the modulo multiplied values of the ones under consideration. This has been done because multiplication with 2 involves shifting(or sometimes the mod multiplication), multiplication with 3 involves mod multiplication with 2 and adding the number to itself, Similarly multiplication with 1 is just the number. Hence as it has been seen that every step involves shifting, a separate matrix which contains the modulo multiplied values of the current values has been generated and added when required. Hence if A contains the input then B contains the shifted values(or in the modulo multiplied with 2 value which need not always be the shifted value) of every element in the same position in matrix B, then multiplication with 2 is the value of the element in same position in B. Multiplication with 3 is element in A + the corresponding element in B.

The hardware implementation of the above is done using XOR gates and the shift registers which are used in the case of multiplication.

4. Add Round Key:
aes_addkey: The process is simply the XOR of the current matrix with the corresponding Round Key. Generation of the Round key will be dealt with in the Key generation Section. As for now consider the key sequence has been generated. This transformation can be implemented in the hardware scale using only XOR gates.

B. Key Generation Algorithm

1. Generating the columns C4m: On the hardware scale, it can be implemented by shift registers for Rotation Word Transformation where as the Substitution bytes transformation will be implemented by a ROM module with the S-box as look up table and XOR gates for the addition.
2. Generating the Columns C4m+1;4m+2;4m+3: This on the hardware scale can be implemented using XOR gates alone and registers to store the values.

![Figure 3: Complete Key Sequence](image)

C. Decryption Algorithm

The decryption algorithm and process is the inverse of its counterpart.

1. Inverse substitution bytes: On the hardware scale this is implemented using a ROM module which can have the lookup table and will give out Row and Column of the input which will be substituted in the place of the input.

2. Inverse mix columns: This can be carried out using shift registers for multiplication and XOR gates for the addition.

3. Inverse shift rows: This can also be implemented on the hardware scale using shift registers.

4. Inverse add round key: This transformation can be implemented by the use of XOR gates for addition.

D. Implementation Output - Inspection

![Figure 4: Simulator Screenshot for Encryption](image)

![Figure 5: Encryption](image)

![Figure 6: Encryption bit wise](image)

![Figure 7: Encryption process (Round 0 to 5)](image)

![Figure 8: Encryption Process (Round 6 to 10)](image)

![Figure 9: Simulator Screenshot for Decryption](image)

![Figure 10: Decryption](image)

![Figure 11: Decryption process (Round 0 to 3)](image)
IV. Conclusion

Security is no longer an afterthought in anyone’s software design and development process. AES is an important advance and using and understanding it will greatly increase the reliability and safety of your software systems. Because of the advantages of FPGA like the ability to update the functionality after shipping, partial re-configuration of a portion of the design and the low non-recurring engineering costs make it convenient to be used for the following application.

References