

STABILITY ANALYSIS OF 8T-SRAM CELL AT ULTRA LOW VOLTAGE

Sreekanth Reddy. P¹, Sridhar Chintala²

¹B.E Student, ²Department of Electronics and communication Engg,
BIT, Mesra, Jharkhand, India.

Abstract: This paper represents the stability analysis of 8T-SRAM cell by calculation of Static Noise Margin (SNM) using butterfly curve (1V, 0.6V) of voltage supply to the cell. Additionally we have used N-curve metrics for better analysis of Write ability with metrics (WTV, WTI), Read stability with metrics (SVNM, SINM) which are given by I-V characteristics of SRAM cell. These N-curve metrics are compared and tabulated for range of supply voltages from 0.4V to 1V. Simulations are done under 45nm CMOS technology using CADENCE VIRTUOSO, MATLAB.
Keywords: SNM, SVNM, SINM, WTI, WTV, SRAM.

I. INTRODUCTION

Static Random Access Memory (SRAM) and Dynamic Random Access Memory (DRAM) are used in portable devices like Computers, Mobile Phones for holding the data. Though SRAM requires more transistors than DRAM for holding the data, DRAM has a drawback of extra circuitry that is required for refreshing DRAM to hold the data. SRAM exhibits data remanence unless the power supply to the cell is shut off without any extra circuitry required for refreshing the SRAM, this is an advantage for which SRAM is used in Cache memory. Massive use of SRAM cell in System on Chips (SoCs) for cache memory is due to its high performance, low power consumption and high stability. Rapid scaling of CMOS technology leads to uncertainties in parameters like cell stability, leakage current, power consumption and cell area. SRAM cell stability at ultralow voltages is the major concern in our discussion. Conventional method for stability analysis is done by plotting voltage Transfer Characteristics (VTC) of SRAM cell for each Hold, Read and Write operations [1-2]. After obtaining VTC's Static Noise Margin (SNM) is estimated which has a drawback of in depth analysis for cell stability. Very few papers have been published related work on alternate method for stability analysis of SRAM cell. Analysis of cell stability by alternative method is done with N-curve metrics. N-curve metrics contains combined information about voltage and current for both read and write operations [3-4]. In this paper we have analyzed stability of 8T-SRAM cell with SNM definition by plotting butterfly curve for Hold, Read and Write operations at ultralow voltage supply [5-6-7]. Simulations are done at two different voltages 1V and 0.6V, comparison of SNM for different operations is made at these voltages. Secondly N-curve metrics are analyzed and metrics SVNM, SINM, WTV and WTI are derived [8]. These metrics are compared for range of voltages from 0.4V to 0.6V. This paper is organized as follows. In section [2] Estimating SNM of SRAM using Butterfly curve, section [3] Analysis with N-

curve metrics, section [4] Comparing different metrics with the help of appended N-curve simulated data, section [5] Conclusion.

II. STABILITY ANALYSIS USING BUTTERFLY CURVE




Fig1. Schematic of 8T-SRAM cell

Fig 1 shows the schematic of 8T-SRAM cell, it consists of two access transistors (N5, N6) with the help of these transistors we access the data for both Read and Write operation. The cross coupled inverters (P1, N1), (P2, N2) are used for storing one bit of information at a time either 0 or 1. N1 and N2 are driver transistors which drives current through them, in read operation to avoid flipping of data driver transistors must be 1.5-2.0 larger than access transistors N5, N6 respectively. N3 and N4 are transistors used to separate two cross coupled inverters for accessing the data bit stored, these two transistors also acts as a feedback inputs for inverters. BL and BLB are Bit Line voltages, these values are inverted (if BL is 0 then BLB is 1 vice versa), WL is Word Line voltage which is used to switch ON or OFF the access transistors depending on the operation performed, RWL is Read Word Line voltage which is used to turn ON or OFF feedback for cross coupled inverters. Static Noise Margin (SNM) is a quality term to measure stability of the cell, SNM is tolerable DC noise voltage without flipping the data. HSNM, RSNM and WSNM are definitions of SNM for

Hold, Read and Write operations respectively which are maximum tolerable internal node voltages for non-destruction of operation. SNM for one EYE differs from another EYE, minimum of both SNM gives the actual SNM for intended operation.




Fig 2.schematic implementation of 8T-SRAM cell in CADENCE VIRTUOSO at 45nm CMOS Technology.

A. SNM FOR HOLD OPERATION(HSNM)

For Hold operation to be performed access transistors (N5, N6) are turned OFF, BL and BLB are swept from Vdd to 0. RWL is turned ON and kept at Vdd, WL is turned OFF which will turn OFF both access transistors. By plotting VTC of internal voltages Vr and V1 Butterfly curve for Hold operation is derived. Placing the maximum square between the eyes of the Butterfly curve determines the DC noise tolerable voltage, HSNM is given by minimum of SNM1, SNM2. Fig3 shows the Butterfly curve for Hold operation at 1v of power supply to the cell (Vdd). Fig4 shows Butterfly curve at 0.6v of power supply to the cell (Vdd). HSNM variation at ultralow voltages (1V, 0.6V) is compared and tabulated at Table 1.




Fig3. Butterfly curve for Hold operation at 1V supply to SRAM cell.




Fig 4. Butterfly curve for Hold operation at 0.6V voltage to SRAM cell.

B. SNM FOR READ OPERATION(RSNM)

Successful Read operation is performed by accessing the contents stored in inverters without flipping the data. Access transistors are turned ON by supplying WL with Vdd, BL and BLB are pre-charged to Vdd, RWL is turned OFF, since transistors N3 and N4 are turned OFF contents of inverters are accessed separately. Read operation is of two types either 0 or 1 which is decided depending on whether BLB discharges or holds voltage. Read is done through BLB, to Read logic -0 provided V1 is at "0" and Vr is at "1" then BLB discharges through transistors N6 and N2 to ground and for logic-1 Read operation provided V1 is at "1" and Vr is at "0" BLB holds its charge. For better Read operation the driver transistors strength should be 3 times the access transistors strength, else W/L ratios of driver transistors should be greater than that of access transistors. Fig5 shows Butterfly curve for 1V of voltage supply, Fig6 at 0.6V of voltage supply to the cell.




Fig 5. Butterfly curve for Read operation at 1V voltage supply to cell.

III. STABILITY ANALYSIS WITH N-CURVE METRICS.

Inability of Butterfly curve to derive SINM automatically without mathematical manipulation is a drawback, Alternative method for stability analysis is done using N-curve. Complete functional analysis of SRAM cell is given by combined voltage and current metrics which are derived from N-curve. These metrics allow to overcome the limitations imposed on Vdd for SNM. Both Read stability and Write ability are measured using N-curve in one simulation.

A. EXTRACTION OF N-CURVE METRICS

To extract N-curve both BL and BLB are clamped at Vdd, WL is turned ON and RWL is turned ON. An additional voltage source Vin which sweeps from 0 to Vdd is kept at Vinternal voltage and current Iin is measured through it. New metrics for analysis of Read stability is given by SVNM and SINM, for write ability is given by WTV and WTI.




Fig 10. Schematic implementation of SRAM cell for N-curve metrics.

B. READ STABILITY ANALYSIS USING N-CURVE METRICS.

Static Voltage Noise Margin (SVNM) metric is given by the voltage difference between points A and B in N-curve shown in Fig11, it is maximum DC noise voltage that can be tolerable by internal node Vr without flipping the contents of data. Static Current Noise Margin (SINM) metric is given by current information which is the peak value between points A and B, it is maximum value of injected current that can be tolerated before the contents changes. Using these metrics we define stability both in voltage and current, for suppose if SVNM is small and SINM is large even then the cell is stable because noise current required to change contents stored is very large. In this paper we have done N-curve analysis at two different voltages (1V, 0.6V) Fig11 shows N-curve analysis at 1V and Fig12 Shows N-curve analysis at 0.6V.




Fig 11. N-curve simulation at 1V supply to the cell.

C. WRITE ABILITY ANALYSIS USING N-CURVE METRICS.

N-curve also provide information regarding write ability of SRAM cell, voltage and current information given by simulations indicates how easy or difficult it is to do write operation. Now we analyze N-curve from points C to B where internal storage node Vr is 1. Peak voltage between C and B gives Write Trip Current (WTI) margin which is current required to Write the cell when bit-lines are at Vdd, voltage difference between points C and B gives Write Trip Voltage (WTV) margin which is voltage drop needed to flip the internal storage node "1" of SRAM cell with bit-lines kept at VDD.




Fig 12. N-curve simulation at 0.6V supply to the cell. A, B and C are points where both current and voltage values are 0.

IV. COMPARISON OF METRICS USING APPENDED N-CURVE.

N-curve metrics are compared for a range of voltages from 0.3V to 1V, this comparison gives the information about variation of stability metrics at below sub threshold voltage supply to the cell.




Fig 13.appended simulation of N-curve from 0.3V to 1V supply to the cell.

Table2. Comparison of N-curve metrics at different voltages.

VDD (V)	SVNM (mV)	SINM (uA)	WTV (mV)	WTI (uA)
1V	348.67	31.78	439.25	-10.20
0.9V	317.60	18.75	391.69	-6.06
0.8V	284.06	8.86	387.03	-2.85
0.7V	248.34	3.18	344.80	-0.90
0.6V	214.35	0.89	295.80	-0.25
0.5V	180.59	0.20	245.88	-0.05
0.4V	146.55	0.03	196.97	-0.008
0.3V	112.19	0.002	146.30	-0.001

V. CONCLUSION

In this paper, we have analyzed new metrics and compared with SNM for better analysis of Read stability and Write ability. It is observed that stability of the cell depends on both current and voltage information, Write Trip point information given by N-curve would be critically important for the cell design under nanometer technologies. Analysis under sub threshold voltage supply to cell gives information regarding the variation of current and voltage for stability of cell. Hence N-curve definition is better way to analysis cell compared to conventional Butterfly curve method.

REFERENCE

[1] E. Seevincket al., “Static-noise margin analysis of MOS SRAM cells,” IEEE J. Solid-State Circuits, vol. SC-22, no. 5, pp. 748–754, Oct. 1987.
 [2] M. Yamaoka, N. Maeda, Y. Shinozaki, Y. Shimazaki, K. Nii, S. Shimada, K. Yanagisawa, and T. Kawahara, “Low-power embedded SRAM modules with expanded margins for writing,” in Proc. IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2005, pp. 480–481.
 [3] C. Wannet al., “SRAM cell design for stability methodology,” in Proc. IEEE VLSI-TSA, Apr. 2005, pp. 21–22.
 [4] E. Grossar, M. Stucchi and K. Maex, “Read Stability and Write-Ability Analysis of SRAM Cells for Nanometer Technologies,” IEEE Journal of

Solid-State Circuits, Vol. 41, No. 11, 2006, pp. 2577-2588.
 [5] D. A. Tuan, J. Y. S. Low, J. Y. L. Low, Z.-H. Kong, X. Tan, and K.-S. Yeo, “An 8T differential SRAM with improved noise margin for bit interleaving in 65 nm CMOS,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 58, no. 6, pp. 1252–1263, Jun. 2011.
 [6] Roghayeh Saeidi, Mohammad Sharifkhani, Khosrow Hajsadeghi, “A Subthreshold Symmetric SRAM Cell With High Read Stability,” IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—II: EXPRESS BRIEFS, VOL. 61, NO. 1, JANUARY 2014.
 [7] Milad Zamani, Sina Hassanzadeh, Khosrow Hajsadeghi and Roghayeh Saeidi "A 32kb 90nm 9T -cell Sub-threshold SRAM with Improved Read and Write SNM" 978-1-4673- 6040-1/13/<:12013 IEEE.
 [8] Vikas Nehra, Rajesh Singh, Neeraj Kr. Shukla, Shilpi Birla, Mahima Kumar, Ankit Goel, “Simulation & Analysis of 8T SRAM Cell’s Stability at Deep Sub Micron CMOS Technology for Multimedia Applications,” Canadian Journal on Electrical and Electronics Engineering Vol. 3, No. 1, January 2012 .
 [9] N. Verma and A. P. Chandrakasan, Ultra Low Voltage SRAM Design. New York, NY, USA: Springer-Verlag, 2010, pp. 89–126.
 [10] Yen Chen, Gary Chen et al., “A 0.6V dual rail compiler SRAM design on 45nm CMOS technology with Adaptive SRAM power for lower Vdd_min VLSIs, Solid-State Circuits, IEEE Journal , vol. 44 , April, 2009, Issue 4 , pp.1209-1214.
 [11] K. Roy et al., “Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits,” Proc. IEEE, vol. 91, no. 2, pp. 305–327, Feb. 2003.
 [12] M.-F. Chang, S.-W. Chang, P.-W. Chou, and W.-C. Wu, “A 130 mV SRAM with expanded write and read margins for subthreshold applications,” IEEE J. Solid-State Circuits, vol. 46, no. 2, pp. 520–529, Feb. 2011.
 [13] Naveen verma, Anantha P. Chandrakasan ,”A reconfigurable 65nm SRAM achieving voltage scalability from 0.25 v-1.2V & performance scalability from 20Khz-200Mhz, 34th European Solid-State Circuits Conference, 2008. ESSCIRC 2008, pp-282285.
 [14] R. Heald et al., “Variability in sub-100 nm SRAM designs,” in Proc. IEEE/ACM ICCAD, Nov. 2004, pp. 347–352.
 [15] Liang Wen, Zhentao Li, Yong Li. "Single-ended, robust 8T SRAM cell for low-voltage operation" Microelectronics journal 44(2013) 718-728.
 [16] Milad Zamani, Sina Hassanzadeh, Khosrow Hajsadeghi and Roghayeh Saeidi "A 32kb 90nm 9T -cell Sub-threshold SRAM with Improved Read and Write SNM" 978-1-4673- 6040-1/13/<:12013 IEEE.